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Abstract—Estimation-based indirect dc-voltage control in
MMCs interacts with circulating current control methods. This
paper proposes an estimation-based indirect dc-voltage control
method for MMC-HVDC systems and analyzes its performance
compared to alternative estimations. The interactions between
estimation-based indirect dc-voltage control and circulating cur-
rent control methods, active/reactive power regulation are also
investigated. The proposed method delivers similar performance
to measurement-based direct dc-voltage control, regardless of the
circulating current control method. Steady-state and transient
performance is demonstrated using a benchmark MMC-HVDC
transmission system, implemented in a real-time digital simu-
lator (RTDS). The results verify the theoretical evaluations and
illustrate the operation and performance of the proposed indirect
dc-voltage control method.
Index Terms—Modular multilevel converter, dc-voltage esti-
mation, dc-voltage control, high voltage direct current, real-time
digital simulator.
I. INTRODUCTION
MODULAR multilevel converters (MMCs) have seen asigniﬁcant increase in popularity for high-voltage direct
current (HVDC) applications over recent years. Apart from the
inherited features from multilevel voltage source converters
(VSCs) [1], additional unique features of the MMC in high-
power applications are modularity, scalability, ability to handle
wide power and voltage ratings, and relative simplicity of sub-
module (SM) capacitor voltage balancing [2]–[4]. By adopting
diverse SM conﬁgurations, dc-fault ride-through capability can
also be provided at the cost of excessive semiconductor devices
and losses [5]–[7]. MMC-HVDC systems require extensive
low-level control together with the high-level control owing
to the conﬁguration with two arms per phase-leg.
A variety of techniques are available for low-level con-
trol of the MMC [8]–[20]. Several direct/indirect high-level
dc-voltage control approaches for MMC-based back-to-back
(BTB) and HVDC systems have also been reported [21]–
[24]. A general classiﬁcation of high-level and low-level
control is given in Fig. 1 focusing on the areas of interest of
this paper. Proportional-resonant (PR) controllers or double-
frequency synchronous reference frame (DFSRF) based arm
current control techniques can be used for i) circulating current
suppression, ii) SM capacitor voltage, iii) energy regulation,
and iv) upper/lower arm energy balancing.
In [8]–[13], PR controllers tuned at the fundamental and
the second harmonic frequency are adopted. The circulating
current can be regulated to a dc reference by suppressing the
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Fig. 1. Classiﬁcation of MMC-HVDC control methods.
second harmonic component [8], [9]. A uniﬁed arm current
control can also be adopted without separating the circulating
current and output current [10]. The low-level circulating cur-
rent control methods of [11]–[13] offer SM capacitor voltage
regulation and arm energy balancing.
Subsequently, symmetrical components of the circulating
current can separately be controlled in the DFSRF in order
to achieve better performance during unbalanced and transient
conditions [14], [15]. Moreover, MMC energy regulation and
arm energy balancing can be achieved by current control
in DFSRF [16]. Sorting algorithms [17] and phase-shifted
carrier based pulse-width modulation (PWM) [18], [19] are the
commonly adopted techniques for capacitor voltage balancing.
DC-link voltage (referred to as dc-voltage hereinafter)
control of MMC-HVDC can be classiﬁed into two broad
categories. Direct dc-voltage control is the straight-forward
method applicable to any HVDC system at the cost of high-
voltage sensors [21]. However, it would be favorable to achieve
similar performance with reduced sensor requirements. Hence,
development of estimation based indirect dc-voltage control
methods [22], [23] is of paramount interest as alternatives to
the existing methods.
The aim of this paper is to propose an indirect dc-voltage
control technique for MMC-HVDC and to demonstrate the
effects of SM capacitor voltage function on dc-voltage es-
timations while recognizing the interactions with circulating
current control techniques. The proposed method estimates the
dc-voltage using SM capacitor voltages and switching signals
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Fig. 2. Three-phase MMC circuit topology.
while existing methods use only SM capacitor voltages/energy.
Owing to the use of switching signals, the proposed technique
is able to operate independently from the circulating current
controller. Results demonstrate that the proposed strategy is
able to deliver steady-state and transient performance similar
to the direct dc-voltage control regardless of the two different
circulating current control methods. Moreover, the adopted
PR circulating current controller [12] demonstrates better SM
capacitor voltage regulation compared to the DFSRF-based
circulating current controller.
The structure of the paper is as follows. Section II describes
the MMC topology and circulating current control tech-
niques. Section III analyses the proposed dc-voltage estimation
method and alternative methods. A detailed analysis on SM
capacitor voltages and the impact on dc-voltage estimations
are presented in Section IV. Section V provides the simulation
results based on a real-time digital simulator (RTDS) and the
conclusions are summarized in Section VI.
II. MMC OPERATION AND CONTROL
A. MMC Topology
The MMC circuit topology (Fig. 2) has been well described
in the existing literature [2], [3]. One MMC phase-leg consists
of two arms which include N series-connected SMs, and
one inductor (L) per arm. The SM capacitor voltages in
the upper and lower arms are deﬁned as vCuj and vClj for
j = {1,2,...,N}, respectively. Various modulation techniques
can be applied [25], and capacitor voltage balancing can be
achieved by adopting a sort-and-select algorithm [17], which
deﬁnes the state (insert or bypass) of the SMs. suj and slj are
the switching signals of upper and lower arms, and vdc is the
instantaneous dc-voltage. Assuming identical semiconductor
devices, and that the switch and the anti-parallel diode of each
device have equal forward voltage (Vf ) and equal on-resistance
(Ron), the voltages applied to the extremes of the upper and
lower arm inductors (vu and vl) are:
vu =
vdc
2
−
N∑
j=1
(
suj · vCuj + iuRon + sgn(iu) · Vf
)
, (1)
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Fig. 3. Circulating current controller: (a) CCSC [14] and (b) FCCC [12].
vl = −vdc
2
+
N∑
j=1
(
slj · vClj − ilRon − sgn(il) · Vf
)
. (2)
The common and differential mode currents (icomm and
idiff ) can be expressed in terms of upper arm current
(iu), lower arm current (il), and output current (ia) as
icomm = (iu + il)/2 = ia/2 and idiff = (iu − il)/2, respec-
tively [12]. The differential current is also referred to as
circulating current. Subsequently, the common and differen-
tial mode voltages (vcomm and vdiff ) can be deﬁned using
vu and vl as vcomm = (vu + vl)/2 and vdiff = (vu − vl)/2,
respectively [12].
B. Circulating Current Control Techniques
Second order harmonic suppression, SM capacitor voltage
regulation, and upper/lower arm energy balancing can be
achieved by means of circulating current control within a
phase-leg. Two prevalent circulating current control techniques
[12] and [14] are adopted in this study to represent the main
two categories mentioned in Fig. 1.
1) Circulating Current Suppression Control (CCSC): The
differential current in a phase-leg can be modeled as a second
harmonic circulating component superimposed on one-third
of the total dc current (Idc/3) [14]. Thus, the three-phase
circulating currents can be transformed to two dc components
(idiff,d and idiff,q) in the DFSRF. The steady-state second
harmonic circulating current is of negative sequence. CCSC
conﬁguration is shown in Fig. 3(a). The dc components idiff,d
and idiff,q are driven to zero using PI controllers in order
to suppress the second harmonic circulating current. The dc
circulating current control, average SM energy regulation, and
upper/lower arm energy balancing are not included in CCSC
technique.
2) Forced Circulating Current Control (FCCC): The three
inputs of Fig. 3(b) deﬁne the overall differential current
reference (i∗diff ). The ﬁrst input deﬁnes the dc component of
i∗diff in order to maintain the power balance within the phase-
leg. The second input determines an additional dc current
component which maintains the average energy in the SM ca-
pacitors. The action of the PI controller drives SM energy to its
reference in steady-state. The third input adds a fundamental-
frequency component to balance the energy between upper and
3lower arms. The sum of three reference inputs is fed into a
current controller (Fig. 3(b)) which consists of a PI controller,
and a set of resonant controllers tuned at fundamental and
second-harmonic frequency (Rω , R2ω). Detailed description
of FCCC can be found in [12].
III. DC-VOLTAGE ESTIMATION AND CONTROL
Measurement-based direct dc-voltage control is the simplest
approach but requires high-voltage sensors. Thus, estimation-
based indirect dc-voltage control is a likely alternative for
MMC-HVDC. Indirect dc-voltage control of MMC-based
BTB systems are reported in [22], [23]. The arithmetical
average voltage of all the SM capacitors [22], and the MMC
average energy [23], are regulated in the high-level controllers,
in order to indirectly control the dc-voltage.
When the estimation methods of [22] and [23] are applied
to control the dc-voltage of MMC-HVDC, the SM capacitor
voltages are directly controlled by the high-level controller.
Thus, the existing dc-voltage estimations strongly depend on
the instantaneous SM capacitor voltages, and the indirect dc-
voltage control interacts with the circulating current controller.
The proposed method controls only the output voltages of
the SMs owing to the use of MMC switching function.
Hence, the proposed dc-voltage estimation is not affected by
the instantaneous SM capacitor voltage behavior and mutual
interactions can be avoided between indirect dc-voltage control
and circulating current control (i.e. SM capacitor voltage
regulation (Fig. 3)).
Regardless of the dc-voltage realization method (measure-
ment or estimation), the well-established decoupled current
control [14] can be used to regulate the dc-voltage. Fig. 4
shows the overall control structure with high-level indirect
dc-voltage control. Analysis on the proposed instantaneous
dc-voltage estimation method and alternative methods are
illustrated here.
A. Proposed DC-Voltage Estimation Method (EM-1)
The proposed instantaneous dc-voltage estimation method
is based on Kirchhoff’s voltage law (KVL). At any given time
instant, the voltage across the dc-link of one MMC phase-leg
is equal to the sum of upper arm switched-voltage, lower arm
switched-voltage, voltage across two arm inductors, and the
voltage drop in all conducting semiconductor devices. Using
(1) and (2), the instantaneous dc-voltage of a phase-leg is:
vdc =
N∑
j=1
{
suj · vCuj + slj · vClj + 2Ron · idiff
+Vf ·
[
sgn(iu)− sgn(il)
]}
+ 2L
didiff
dt
.
(3)
Considering the three phases (x = a, b, c) and assuming
Vf << vC , the instantaneous dc-voltage of the MMC can be
estimated as:
vdc(EM-1) =
1
3
∑
x=a,b,c
N∑
j=1
{
sujx · vCujx + sljx · vCljx
}
+
2
3
NRonidc +
2
3
L
didc
dt
.
(4)
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Fig. 4. Overall control structure of the dc-voltage controlling MMC
It is noteworthy that similar theoretical deﬁnitions for the
MMC dc-voltage based on KVL can be found in the literature,
considering ideal semiconductor devices [21], [26]. However,
application of those deﬁnitions in estimation-based indirect dc-
voltage control of MMC-HVDC and its performance combined
with different circulating current control techniques have not
been investigated yet. The proposed dc-voltage estimation
(EM-1), accounts for the voltage drops in semiconductor
devices. Moreover, the proposed method estimates the dc-
voltage using the MMC switching function in addition to SM
capacitor voltages while the existing estimation methods use
only SM capacitor voltages.
Use of the SM switching function generates noise in the es-
timated dc-voltage (vdc(EM−1) ). A standard unity gain (k = 1)
second order low pass ﬁlter (5) can be used [27].
H(s) =
kω2c
s2 + 2ξωcs+ ω2c
. (5)
The damping ratio (ξ) is chosen to be unity, in order to provide
a critically damped ﬁlter response [27]. The cut-off frequency
(ωc) can be speciﬁed to be less than the switching frequency
while a minimum ωc should be chosen as ω ≤ 0.1ωc so
dynamics of the dc-voltage during transients are not affected
[27].
The estimated dc-voltage of (4) is regulated to the reference
(V ∗dc). As the dc-voltage is estimated using the SM switching
function, the high-level controller controls only the capacitor
voltages of the activated SMs (i.e. output voltage of the
SMs). Hence, the SM capacitor voltage regulation, which is an
objective of low-level control, does not directly interact with
the high-level indirect dc-voltage control.
B. Overall SM Capacitor Voltage Control (EM-2)
Standard modulation methods [3] do not deviate the average
number of inserted SMs from N over a fundamental period,
while certain modulation methods such as those of [28], [29]
substantially change the average number of inserted SMs.
Considering a standard modulation method, the arithmetic
average of SM capacitor voltages (vC) is:
vC =
1
6N
∑
x=a,b,c
N∑
j=1
(
vCujx + vCljx
)
. (6)
4Most of the harmonics, with the exception of triplen ones, can-
cel among the phases. Thus, vC does not contain fundamental
or second order harmonics [22], and represents a dc-voltage
assuming triplen harmonics are not present.
The method of [22] is adapted to the MMC-HVDC system,
including the voltage drops in semiconductor devices as:
vdc(EM-2) =
1
3
∑
x=a,b,c
NvC +
2
3
NRonidc +
2
3
L
didc
dt
(7)
The calculated voltage vC (6) is regulated to the reference
V ∗C (8), in order to indirectly regulate the dc-voltage to its
reference V ∗dc, as follows:
V ∗C =
V ∗dc
N
− 2
3
Ronidc − 2
3N
L
didc
dt
. (8)
Combining (7) and (8), the dc-voltage can indirectly be
controlled by regulating vC :
(
V ∗C − vC
)
=
1
N
(
V ∗dc − vdc(EM-2)
)
. (9)
A PI controller can be used to drive the steady-state error of
vC to zero (Fig. 4).
C. MMC Total Energy Control (EM-3)
DC-voltage can be indirectly controlled by means of the
stored energy in MMC SMs either by regulating single SM
energy, or the total energy (factor of 1/6N ) [23]. The average
of squared capacitor voltages (eC) is proportional to, and can
be used to represent the average energy of SMs as:
eC =
1
6N
∑
x=a,b,c
N∑
j=1
(
v2Cujx + v
2
Cljx
)
. (10)
In the implementation of [23], the impact of arm inductors
and Ron of semiconductors is considered to be negligible.
Since eC is approximately equal to v2C , and based on the
assumptions, (7) can be modiﬁed with (10) as:
v2dc(EM−3) = N
2eC , (11)
which estimates the dc-voltage in terms of the stored energy.
eC is regulated to the reference E∗C = V
∗2
dc /N
2, in order to
indirectly control the dc-voltage, based on the error of:
(
E∗C − eC
)
=
1
N2
(
V ∗2dc − v2dc(EM−3)
)
. (12)
IV. IMPACT OF SM CAPACITOR VOLTAGES AND
CIRCULATING CURRENT CONTROL ON DC-VOLTAGE
ESTIMATIONS
DC-voltage estimation and indirect control methods are
based on SM capacitor voltages which are closely related to
the power ﬂuctuation in MMC arms. Therefore, SM capacitor
voltage function should be quantiﬁed in order to demonstrate
its effects on the proposed and existing dc-voltage estimations.
A. Submodule Capacitor Voltage Function
One MMC phase-leg (phase a) is considered for the deriva-
tions. Similar equations are valid for other two phase-legs
(x = b, c) with appropriate phase shifts. When a capacitor
voltage balancing algorithm is applied and if the SM switching
frequency is relatively high, the following two assumptions can
be made for steady-state balanced operation.
1) N SM capacitor voltages within each arm (upper/lower)
are equal and denoted by vCu and vCl.
vCu = V¯C +ΔvCu vCl = V¯C +ΔvCl (13)
The dc component/average value (V¯C) of vCu and vCl is
assumed to be equal amongst three phases, based on the
balanced operation of MMC. Only the ac/ripple components
of vCu and vCl (denoted as ΔvCu, ΔvCl) are different.
2) The duty ratio of each arm (upper/lower) is evenly dis-
tributed among the SMs and denoted by du and dl [12]:
du = (1−vam−v2am)/2 dl = (1+vam−v2am)/2, (14)
where vam = ma cos(ωt) represents the normalized output
voltage reference, and the modulation index (ma) is within
the range [0,1]. v2am = m2a sin(2ωt + φ2) is the reference
waveform of the injected second order harmonic voltage in
order to suppress/eliminate the second harmonic circulating
current, or to inject a desired second harmonic circulating
current which reduces the capacitor voltage ripple [12]. m2a is
the modulation index of the injected second harmonic voltage.
The output current (ia) and differential current
(idiff ) can be deﬁned as ia = Iˆa cos(ωt+ φ) and
idiff = Idc/3 + Iˆ2a cos(2ωt+ φ2). The second harmonic
component of idiff can be either a residual circulating current
or an injected desired circulating current. The upper and
lower arm currents can be deﬁned as:
iu =
Idc
3
+
Iˆa
2
cos(ωt+ φ) + Iˆ2a cos(2ωt+ φ2), (15)
il = −Idc
3
+
Iˆa
2
cos(ωt+ φ)− Iˆ2a cos(2ωt+ φ2). (16)
The output power of one upper/lower SM can be expressed
as pSMu = iu · (duvCu) and pSMl = −il · (dlvCl). In steady-
state, no dc-power component appears in pSMu and pSMl [12].
The SM power can also be given in terms of the SM capacitor
voltage as:
pSMu =
1
2
C
dv2Cu
dt
pSMl =
1
2
C
dv2Cl
dt
, (17)
where C is the SM capacitance. Solving (17) with the deﬁni-
tion in (13), gives:
ΔvCu =
1
C
∫
pSMu
vCu
dt ΔvCl =
1
C
∫
pSMl
vCl
dt. (18)
Substituting SM power in (18), solutions can be obtained
for ΔvCu and ΔvCl. Based on m2a << ma and Iˆ2a << Iˆa,
terms with small magnitudes are neglected in the solutions.
Hence, the simpliﬁed expressions for vCu and vCl are:
vCu = V¯C +
Iˆa
4ωC
sin(ωt+ φ)− maIdc
6ωC
sin(ωt)
−maIˆa
16ωC
sin(2ωt+ φ),
(19)
5vCl = V¯C − Iˆa
4ωC
sin(ωt+ φ) +
maIdc
6ωC
sin(ωt)
−maIˆa
16ωC
sin(2ωt+ φ).
(20)
In order to ﬁnd V¯C , (21) can be obtained by applying KVL
to the MMC phase-leg,
vdc = N(duvCu + dlvCl) + 2NRonidiff + 2L
didiff
dt
. (21)
In steady-state balanced operation, ma, Iˆa, and vdc are com-
mon amongst the three phases. Substituting (14), (19), (20) in
(21), and considering the equivalent equations for three phases,
V¯C can be expressed as:
V¯C =
vdc
N
+
maIˆa
8ωC
sin(φ)− mam2aIˆa
32ωC
cos(φ− φ2)
−2
3
Ronidc − 2
3N
L
d
dt
idc.
(22)
The ac components in (22) cancel between the three
phases, and the dc term with a large denominator
(32ωC) and a small numerator (mam2a) is insigniﬁcant as
(0 ≤ m2a << ma ≤ 1).
It can be concluded that V¯C speciﬁcally depends on reactive
power, as V¯C in (22) contains an additional dc component with
sin(φ) apart from the semiconductor voltage drops and arm
inductor voltage drops. Thus, SM capacitor voltages can be
higher or lower than the rated value depending on reactive
power sign and the reference at the PCC.
B. Impact of SM Capacitor Voltages
This section analyses the effect of SM capacitor voltages on
dc-voltage estimations, assuming SM capacitor voltages are
balanced and identical within each arm, where the balancing
algorithm is applied.
1) Impact on EM-1: Assuming that the duty ra-
tio of each arm is evenly distributed among the SMs
(dix =
1
N
∑N
j=1 sijx ; (i = u, l)), vdc(EM-1) can be calculated by
substituting (19), (20) in (4) and simplifying the results:
vdc(EM-1) = N
(
V¯C − maIˆa
8ωC
sin(φ) +
2
3
Ronidc
+
2
3N
L
didc
dt
)
.
(23)
Hence, substituting (22) in (23), vdc(EM-1) = vdc shows that
EM-1 estimates the dc-voltage with no error.
2) Impact on EM-2: According to Section III-B, vC rep-
resents a dc component which should be the average voltage
of SM capacitors (V¯C). Replacing vC in (7) with V¯C in (22),
shows that EM-2 estimates the dc-voltage with an error:
vdc(EM-2) = vdc +
maNIˆa
8ωC
sin(φ). (24)
For a given MMC conﬁguration, the N/C ratio is constant
(constant unit capacitance HC [22]), so the estimation error
depends on reactive power (sinφ), ma, and Iˆa.
3) Impact on EM-3: Substituting (19), (20), (22) in (10) and
neglecting the terms with m2a (0 ≤ma ≤ 1) and the terms with
a large denominator (ω2C2), the arithmetic average of squared
SM capacitor voltages is:
eC =
v2dc
N2
+
mavdcIˆa
4NωC
sin(φ). (25)
Semiconductor voltage drops in (22) are not considered in the
substitution according to the assumptions of Section III-C. eC
represents a dc value as the ac components cancel between
the three phases.
Hence, from (25) and (11), the effect of SM capacitor
voltages on EM-3 is:
v2dc(EM-3) = v
2
dc +
maNvdcIˆa
4ωC
sin(φ). (26)
Similarly to EM-2, the estimation error depends on reactive
power (sinφ), ma, Iˆa, and vdc.
C. Impact of Circulating Current Control
SM capacitor voltage analysis shows that the average SM
capacitor voltage depends on reactive power, in addition to the
voltage drops in semiconductor devices and arm inductors.
Although N SMs are inserted on average within a phase-
leg, the average voltage of SM capacitors is not naturally
maintained at the N : 1 proportion of the total average voltage
reﬂected across the N number of inserted SMs (i.e. Vdc/N in
an ideal MMC). This phenomenon is not affected by the sec-
ond harmonic component of the circulating current as shown in
(22). However, an additional dc circulating current component
can compensate for the offset of average SM capacitor voltages
caused by the voltage drops in semiconductor devices, arm
inductors, and the reactive power dependent dc component
shown in (22).
CCSC only suppresses/eliminates the second harmonic cir-
culating current (Fig. 3(a)). The dc component of the circulat-
ing current is necessary and it is naturally deﬁned to maintain
the power balance within phase-leg. Hence, the average SM
capacitor voltage / energy is not regulated, and the reactive
power dependent estimation errors of EM-2 and EM-3 cannot
be compensated by CCSC.
FCCC deﬁnes the dc circulating current reference in order
to maintain the power balance within the phase-leg, and to
regulate the SM capacitor energy within the leg to its reference
(Fig. 3(b)). The additional dc component which regulates the
SM capacitor energy, compensates for the overall error in
average SM capacitor voltage given by (22). Therefore, the
estimation errors caused by semiconductor voltage drops, arm
inductor voltage drops, and reactive power are compensated
in all EM-1, EM-2, and EM-3, when FCCC is used.
V. SIMULATION RESULTS
A. CIGRE Benchmark MMC-HVDC Test System in RTDS
In order to demonstrate the performance of the estimation
methods of Section III, a simulation model, derived from the
CIGRE benchmark MMC-HVDC test system, is used. Fig. 5
shows a single-line diagram of the MMC-HVDC test system.
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TABLE I
MMC-HVDC SIMULATION PARAMETERS
Rated Power 400 MVA
Number of SMs/arm (N ) 16
DC-Voltage (Vdc) 400 (±200) kV
SM Capacitance (C) 800 μF
SM Capacitor Voltage (VC ) 25 kV
SM ON-Resistance (Ron) 0.00014 pu (17.013 mΩ)
Arm Inductance (L) 0.075 pu (29 mH)
Transformer Leakage Inductance 0.091 pu (35 mH)
Transformer Resistance 0.003 pu (0.363 Ω)
Carrier frequency (fc) 2 kHz
System frequency (f ) 50 Hz
A switching model of the benchmark MMC-HVDC system
with 17-level MMCs (16 SMs per arm) is developed in an
RTDS. The number of SMs per arm (N ) for the switching
model is selected based on the processing limitations of the
real-time simulator and the SM capacitance is calculated by
setting the stored energy per SM to 30 kJ/MVA [30]. Hence,
the 17-level MMC-HVDC system represents the original
benchmark system with 201-levels (200 SMs per arm) [22],
[30]. Table I provides the parameters of MMC-HVDC sys-
tem. Phase-disposition PWM and the active capacitor voltage
balancing algorithm of [17] are adopted. Both CCSC and
FCCC are used in MMC-1, which is the converter regulating
the dc-link voltage. The direct voltage measurement as well
as EM-1, EM-2, and EM-3 are used in MMC-1. MMC-2 is
controlled with CCSC and operates in active/reactive power
control mode.
B. Steady-State Operation
In steady-state, V ∗dc is set to 400 kV in MMC-1 and the
AC-2 is set at 400 MW and 0 MVAr. The derived capacitor
voltage function of (19), (20), and (22) is veriﬁed with the
instantaneous average of the simulated SM capacitor voltages
in Fig. 6.
1) Comparison of DC-Voltage Estimations: The dc-voltage
estimations of (4), (7), and (11) are calculated in steady-state
under direct dc-voltage control. Fig. 7 shows the normalized
estimations and measured dc-voltage with CCSC and FCCC.
Fig. 7(a) demonstrates that EM-1 is more accurate compared
to EM-2 and EM-3 with CCSC, and the errors observed in
EM-2 and EM-3 agree well with (24) and (26), respectively.
Moreover, Fig. 7(b) shows that EM-1 is unaffected by FCCC,
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Fig. 6. Simulated and calculated SM capacitor voltages of phase a.
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Fig. 7. Comparison of dc-voltage estimations EM-1,2,3: (a) with CCSC and
(b) with FCCC.
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Fig. 8. DC-voltage control method changes from direct to indirect with CCSC:
(a) dc-voltage and (b) dc current.
where the estimation errors of EM-2 and EM-3 become zero,
proving the superior performance of FCCC in SM capacitor
energy regulation. Thus, EM-1 provides a better estimation of
the dc-voltage, irrespective of the circulating current controller.
EM-2 and EM-3 have improved accuracy only with FCCC, due
to the action of capacitor voltage regulation loop (Fig. 3(b)).
2) Transition from Direct to Indirect DC-Voltage Con-
trol: Initially, the circulating current controller is set by
CCSC/FCCC, and MMC-1 is set to direct dc-voltage control.
At t = 0.1 s, the dc-voltage control is switched from direct to
indirect (EM-1, EM-2, and EM-3). Fig. 8 shows the response
of dc-voltage and current with CCSC. The proposed EM-1
controls the dc-voltage as in direct dc-voltage control. When
switched to EM-2 and EM-3, an offset is present in the dc-
voltage as a result of the estimation errors. The dc current
is signiﬁcantly affected only in EM-2 and EM-3 during the
transition.
Figs. 9(a) and 9(b) provide the response of the dc-voltage
and current for EM-1 and EM-3 with FCCC. Both methods
have similar performance except the dc-voltage has a slight
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Fig. 9. DC-voltage control method changes from direct to indirect with FCCC:
(a) dc-voltage (EM-1,3), (b) dc current (EM-1,3), (c) dc-voltage (EM-2) and
(d) dc current (EM-2).
offset in EM-1. The small offset is a result of semiconductor
voltage drops included in (4) which are already compensated
by FCCC. Accordingly, Figs. 9(c) and (d) provide the dc-side
response for EM-2 with FCCC. EM-2 has a stable steady-state
with considerable offsets in both dc-voltage and current, fol-
lowing a long transient caused by the mutual interaction of the
dc-voltage controller and the SM capacitor energy regulation
loop of FCCC. Although the steady-state dc-voltage is stable
for EM-2 with FCCC, accurate dc-voltage control cannot be
achieved. Given that EM-2 does not have satisfactory perfor-
mance in steady-state, and also it does not deliver adequate
transient performance as perceived in simulations, EM-2 with
FCCC is not considered in the transient performance results
for the rest of the paper.
C. Active and Reactive Power Control
Initially, the MMC-HVDC system operates in steady-state.
Based on the convention of Fig. 5, V ∗dc is 400 kV and the
Qref1 is set to 0 MVAr. Pref2 and Qref2 are set to 400 MW
and 0 MVAr, respectively.At t = 0.1 s, Pref2 is ramped
from 400 to −400 MW within 0.25 s without changing Qref1
and Qref2. Then, the system operates in steady-state dur-
ing t = 0.35 ∼ 0.5 s. At t = 0.5 s, Qref1 is ramped from
0 to −200 MVAr within 0.1 s. From t = 0.6 ∼ 0.7 s system
is in steady-state. At t = 0.7 s, Qref1 is ramped from
−200 to 200 MVAr within 0.2 s. The system reaches steady-
state after t = 0.9 s.
1) Reactive Power Dependency of DC-Voltage Estimations:
According to Section IV, dc-voltage estimations are affected
by reactive power when CCSC is used. The impacts on dc-
voltage estimations are demonstrated by applying the de-
scribed power transients given in Fig. 10(a), under direct dc-
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Fig. 10. Active power reversal and reactive power control with direct dc-
voltage control and CCSC: (a) active/reactive power at the grid (’-g’) and at
the converter terminals (’-tr’) of MMC-1, (b) dc-voltage, (c) dc current, (d) ac
grid voltage, (e) ac grid current and (f) comparison of dc-voltage estimations.
voltage control and CCSC. Fig. 10(f) shows the variations
of dc-voltage estimations (EM-1, EM-2, and EM-3) equiv-
alent to changes in Pref2 and Qref1. Only the proposed
EM-1 accurately estimates the dc-voltage in all power tran-
sients. The estimation errors during the steady-state periods
t = 0.6 ∼ 0.7 s and t = 0.9 ∼ 1.1 s conﬁrm that EM-2 and
EM-3 are signiﬁcantly inﬂuenced by reactive power.
2) Active/Reactive Power Control with Indirect DC-Voltage
Control: The performance of the estimation methods during
the power transients given in Fig. 10 with CCSC and FCCC,
are demonstrated in Figs. 11 and 12, respectively.
When CCSC is employed, only EM-1 performs similarly to
the direct dc-voltage control for all power transients, as shown
in Fig. 11(a). Although EM-2 and EM-3 have steady-state
dc-voltage offsets, the transient performances are stable. EM-
3 gives the minimum dc-voltage deviation during the power
reversal as the indirect regulation parameter is the squared
value of dc-voltage. Beyond t > 0.5 s, considerably large
dc-voltage offsets of EM-2 and EM-3 conﬁrm the impact of
reactive power on dc-voltage estimation errors.
Subsequently with FCCC, EM-1 performs similar to the
direct dc-voltage control while EM-3 becomes unstable when
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Fig. 11. Dynamic response of indirect dc-voltage control (EM-1,2,3) to active
power reversal and reactive power control with CCSC: (a) dc-voltage, (b) dc
current, (c) ac grid voltage (EM-1) and (d) ac grid current (EM-1).
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Fig. 12. Dynamic response of indirect dc-voltage control (EM-1,3) to active
power reversal and reactive power control with FCCC: (a) dc-voltage, (b) dc
current, (c) ac grid voltage (EM-1) and (d) ac grid current (EM-1).
changing Pref2 (Figs. 12(a) and (b)) due to the mutual
interaction of the dc-voltage controller and the SM capacitor
energy regulation loop of FCCC. Moreover, the ac-voltage and
current of EM-1 with both CCSC and FCCC, are comparable
to those of direct dc-voltage control (Figs. 10(a) and (b))
showing that only EM-1 gives satisfactory performance.
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Fig. 13. Dynamic response of EM-1 based indirect dc-voltage control for ac
single phase-to-ground fault: (a) dc-voltage, (b) dc current, (c) active power,
(d) reactive power, (e) ac grid voltage for EM-1(FCCC) and (f) ac grid current
for EM-1(FCCC).
D. Fault Ride-Through Capability
The operation of the MMC-HVDC system under a phase-
to-ground fault is considered in this section. At t = 0.08 s,
a 200 ms phase-to-ground fault occurs at phase-a of AC-1,
as shown in Fig. 13. During the fault, the dc-voltage ripple
with FCCC is small compared to CCSC due to the active SM
capacitor voltage regulation of FCCC. The fault responses of
EM-2 and EM-3 (not shown) are stable only with CCSC. EM-
1 provides fault ride-through (FRT) capabilities regardless of
the circulating current controller used.
E. Discussion on Results
Summarizing the presented results, EM-2 and EM-3 both
deliver stable performance with CCSC but lead to an estima-
tion error. The major issue is the improper operation of both
EM-2 and EM-3 when combined with FCCC as the circulating
current controller. The switching function-based EM-1 delivers
proper operation under all simulated cases and independent of
the circulating current controller. The results for all tests are
summarized in Table II, showing the satisfactory performance
of EM-1 under both CCSC and FCCC in steady-state, transient
9TABLE II
PERFORMANCE COMPARISON OF ESTIMATION METHODS
CCSC FCCC
Operating EM-1 EM-2 EM-3 EM-1 EM-2 EM-3
Conditions (Prop.) (Exis.) (Exis.) (Prop.) (Exis.) (Exis.)
No estimation
error      
Steady-state
performance      
P and Q
transients      
AC-fault
ride-through      
TABLE III
CALCULATED AND SIMULATED ESTIMATION ERROR
Estimation CCSC FCCC
Error (%) p.f=1 p.f=0.85 p.f=1 p.f=0.85
vdc(EM-1) Calculated 0 0 0 0
(Proposed) Simulated 0.04 0.03 0.04 0.03
vdc(EM-2) Calculated 0.22 1.60 0 0
(Existing) Simulated 0.24 1.67 0.03 0.05
v2dc(EM-3)
Calculated 0.44 3.19 0 0
(Existing) Simulated 0.49 3.20 0.01 0.01
and fault conditions. The above results can be summarized as
follows.
• EM-1 delivers good performance for all simulated operat-
ing conditions regardless of the type of circulating current
controller.
• EM-2 and EM-3 have satisfactory performance under
steady-state, power transients, and FRT only with CCSC
but introduce a reactive power dependent estimation error
as explained in Section IV-B.
• EM-2 and EM-3 do not deliver satisfactory performance
when combined with FCCC due to the interaction be-
tween dc-voltage estimation and circulating current con-
trol.
• FCCC is capable of reducing the estimation error of all
dc-voltage estimation methods due to its active SM ca-
pacitor voltage regulation capability which compensates
for the overall dc offset of the SM capacitor voltages as
shown in (22) and Section IV-C.
A summary of the calculated and simulated results for
the MMC-HVDC system based on Section IV-B and Fig. 7
is presented in Table III. The impact of reactive power on
the estimation error becomes more apparent, with increased
estimation errors for non-unity power factor operation under
CCSC. The active SM capacitor voltage regulation capabil-
ity of FCCC compensates for the reactive power dependent
estimation error leading to almost zero estimation error.
VI. CONCLUSION
Estimation-based indirect dc-voltage control in MMCs in-
teracts with circulating current control methods due to the
close relation between SM capacitor voltages and the power
ﬂuctuations in MMC arms. This paper proposes an estimation
method for the dc-link voltage of the MMC combined with
indirect dc-voltage control. The comparison with alternative
approaches demonstrates that; i) The proposed method offers
similar performance as direct dc-voltage measurement avoid-
ing mutual interactions regardless of the circulating current
controller, due to the use of SM switching function in estimat-
ing the dc-voltage. ii) The alternative dc-voltage estimation
methods suffer from a reactive power dependent estimation
error, and the error cannot be compensated by CCSC due to the
lack of SM capacitor voltage regulation capability. iii) FCCC
is able to compensate for the overall estimation error as the dc
component of the SM capacitor voltages is actively regulated.
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